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Abstract—Applications of SiH-free silicon nitride (SiN) films,
formed by tetrachlorosilane (TCS) and ammonia, have been
proved to effectively suppress the SiN-induced boron penetration.
The SiN-induced boron penetration has been investigated in detail
by using boron-doped polysilicon gated capacitors with several
kinds of thick SiN films. It was clarified for the first time that the
SiN-induced boron penetration becomes worse with SiH content
in SiN films and deposition technique of SiH-free TCS-SiN films
is essential for realization of the high-performance PMOSFETs.
Index Terms—Boron penetration, hydrogen, silicon nitride.
I. INTRODUCTION
T HE BORON penetration from pdoped polysilicon gatesthrough the gate oxide and into the channel region is a se-
rious problem for realization of high-performance devices with
scaled technology [1]. It is known that the boron penetration is
enhanced by the existence of conventional SiN films [1]. How-
ever, the SiN film is necessary for realization of next-generation
devices since it is useful with a wide variety of applications. For
example, in the case of next-generation DRAMs, high density
and high performance should be realized by the structure of the
CMOS system with the thick SiN films. Thick SiN films are
necessary as a hard mask for a self-align contact process [2],
[3] to increase the density. Dual-gate CMOS systems should
be applied to improve the performance, where a boron-doped
polysilicon is used for a gate electrode of PMOSFETs. In addi-
tion, many high-temperature process steps are performed after
SiN deposition. These are all needed for realization of next-gen-
eration DRAMs, but they increasingly enhance the boron pen-
etration by the existence of thick conventional SiN films. This
SiN-induced boron penetration is becoming an increasingly se-
rious problem.
There are possible countermeasures to suppress this SiN-in-
duced boron penetration, but they have negative effects on the
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Fig. 1. Sample structure and fabrication process.
device performance. For example, decrease of the boron con-
centration increases gate depletion. Lowering of the process
temperature decreases activation efficiency. Increase of nitrogen
concentration of gate oxynitride decreases transconductance of
PMOSFETs. Therefore, the most intrinsic and effective solution
is to develop new SiN films without the SiN-induced boron pen-
etration.
The phenomenon of the SiN-induced boron penetration was
reported in 1990 [1], but there has been no report about its origin
or an effective means of suppression yet. This paper clarifies the
cause of the SiN-induced boron penetration, and also demon-
strates the realization of high-performance PMOSFETs without
the SiN-induced boron penetration by using SiH-free SiN films
formed by tetrachlorosilane and ammonia.
II. SAMPLE STRUCTURE AND FABRICATION PROCESS
Fig. 1 shows a schematic drawing of a sample structure. Poly-
metal gate was used for transistor devices [4]. Pure ppolysil-
icon gate was used for capacitor devices fabricated on P-type
substrate.
Sample fabrication flow is also shown in Fig. 1. Gate oxyni-
tride was formed by NO oxynitridation of a base oxide. Final
ellipsometric film thickness was 4.5 nm. Polysilicon of 175-nm
thickness was formed by the LP-CVD technique for capacitor
devices, whereas amorphous silicon of 70-nm thickness was
formed for transistor devices. Then, boron of 1e15 cmwas
implanted in both devices with dose energy of 5 keV for PMOS
devices, whereas phosphorous of 1e15 cmwith dose energy
10 keV for NMOSFETs. SiN films of 200-nm thickness were
formed with the LP-CVD technique on the gates. Detailed de-
position condition and film properties will be described in the
following paragraph. After gate electrode formation by using a
conventional RIE technique, post-oxidation was performed at
800 C, 60 min, and activation anneal at 1000C, 10 s.
0018-9383/02$17.00 © 2002 IEEE
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TABLE I
DEPOSITIONCONDITION AND PROPERTIES OFSiN FILM
Fig. 2. Deposition rate of DCS-, TCS-, and HCD-SiN films.
III. D EPOSITIONCONDITION AND PROPERTIES OFSiN FILMS
Three silicon sources were used for SiN deposition with a
wide range of deposition temperature from 650C to 780 C.
With the use of these various deposition conditions, SiN
films show a wide variety of properties. The three Si sources
were: dichlorosilane (DCS, SiHCl ) a conventional Si source
for mass production, tetrachlorosilane (TCS, SiCl) a fully
chlorine terminated Si source [5], and hexachlorodisilane
(HCD, Si Cl ) a fully chlorine terminated Si source for a low
temperature deposition [6], [7].
Deposition conditions, deposition characteristics and film
properties of SiN films are summarized in Table I. SiN films
were formed on device samples under the conditions listed in
the table. Deposition temperature dependences of deposition
rates are shown in Fig. 2. TCS-SiN film shows the lowest
deposition rate, with a deposition rate one-fourth that of
DCS-SiN film at 780 C under the same deposition condition.
HCD-SiN film shows the highest deposition rate, because of
its disilane-compound nature [8]. Activation energy of DCS,
TCS, and HCD-SiN film deposition was deduced to be 1.9 eV,
1.1 eV, and 1.0 eV, respectively. Obtained values are almost the
same as reported ones [6], [9].
As shown in Table I, TCS-SiN film shows the smallest
refractive index because of its nitrogen-rich composition and
smaller density than DCS-SiN film. DCS-SiN film shows the
highest density with intermediated refractive index and N/Si
ratio between TCS- and HCD-SiN films. HCD-SiN film shows
the largest refractive index because of its Si-rich composition
Fig. 3. Capacitance–voltage (C–V ) characteristics of the ppolysilicon gated
capacitors with DCS-, TCS-, and HCD-SiN films formed with the deposition
temperature ranging from 650C to 780 C.
and it shows the smallest density with the largest chlorine
content because of insufficient thermal budget; the lowest
deposition temperature and the largest deposition rate.
IV. BORON PENETRATION OF p POLYSILICON-GATED
CAPACITORSWITH SEVERAL TYPES OFSiN FILMS
It is clarified for the first time from the capacitor measure-
ments of p polysilicon gated capacitors with several types of
SiN films that the SiN-induced boron penetration is suppressed
by the application of TCS-SiN films, and it becomes worse with
decreasing deposition temperature.
Fig. 3 shows capacitance–voltage (– ) characteristics of
p polysilicon gated capacitors with several types of SiN films
measured with a rectangle area of 0.1 mmusing 100 kHz fre-
quencies. In Fig. 3, the result for the sample without SiN film is
also shown as a reference, showing ideal characteristics without
the SiN-induced boron penetration.
As shown in Fig. 3, the SiN-induced boron penetration has
been successfully suppressed by the sample with TCS-SiN films
showing almost the same characteristics as the sample without
SiN film. On the other hand, the sample with DCS-SiN films ap-
parently shows the boron penetration with positive stretch-out of
– characteristics resulting in positive flat-band voltage ()
shift, and also gate depletion at accumulation region. In addi-
tion, the sample with DCS-SiN films clearly shows deposition
temperature dependence, namely the SiN-induced boron pene-
tration becomes worse with decreasing deposition temperature,
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Fig. 4. Relationships betweenV and capacitance of seven capacitors within
wafer.
Fig. 5. Boron depth profiles of ppolysilicon gated capacitors with DCS- or
TCS-SiN film analyzed by backside SIMS.
showing larger positive shift and the gate depletion com-
pared with the sample with DCS-SiN films formed at 780C
and 700 C. HCD-SiN film formed at the lowest deposition tem-
perature of 650C shows the worst characteristics.
The variation of within wafer has also been suppressed
by the application of TCS-SiN films. Fig. 4 shows values
of seven capacitors within wafer. High performance is realized
for the smaller with the larger capacitance, indicating better
characteristics with the smaller boron penetration. As is clear
from Fig. 4, application of TCS-SiN films has realized high per-
formance of p gated capacitor, suppressing the shift, gate
depletion, and also deviation of .
The sample with TCS-SiN film shows no significant amount
of boron in channel region, confirmed by backside secondary ion
mass spectroscopy (SIMS) measurements, as shown in Fig. 5.
Sample structure and fabrication process are the same as for the
capacitor sample. The sample with DCS-SiN film, showing the
positive shift, gate depletion and the variation of , appar-
ently shows large amount of boron in channel region.
V. THE ORIGIN OF THESiN-INDUCED BORONPENETRATION
The SiN-induced boron penetration has been investigated
with special attention to the hydrogen content in SiN films,
since a hydrogen gas annealing has been reported to enhance
the boron penetration [10]–[12].
Fig. 6. SiH and NH content of various SiN films analyzed by FT-IR.
Fig. 7. Relationships betweenV and SiH content in SiN films.
Hydrogen exists in SiN films as two types of bonding species,
namely, SiH and NH. Fig. 6 shows hydrogen content and ratio
of SiH and NH for various SiN films analyzed by the FT-IR
method. Content of SiH and NH is derived from the respective
signal by using the FT-IR method [13]. TCS-SiN film shows the
largest hydrogen content but does not show detectable SiH. The
content of SiH is supposed to be below 1e20 cm. DCS-SiN
film shows a total hydrogen amount about 40% smaller than that
of TCS-SiN film, with 5–10% of SiH content among the total
hydrogen. HCD-SiN film shows the smallest hydrogen content
with largest SiH content of 2e21 cm, corresponding to 60%
of the total hydrogen.
ResultsinFig.6arepresentedindescendingorderofboronpen-
etration, from left to right. Since the SiN-induced boron penetra-
tion is thought to become worse with increase of the total amount
of hydrogen, it has been discussed only in terms of the correla-
tion between the amounts of hydrogen. However, it is clarified
for the first time from Fig. 6 that the SiN-induced boron penetra-
tion in SiN films does not depend on total amount of hydrogen
and NH content, but it does clearly depend on the SiH content in
SiN films. The SiN-induced boron penetration becomes mono-
tonically worse with the SiH content in SiN films. Fig. 7 shows
SiH content dependence of values of the comb-patterned ca-
pacitors with several types of SiN films. Under the experimental
conditions of this study, increase of 1e20 cmof SiH content re-
sulted in positive shift of about 24 mV.
This SiH content dependence on the SiN-induced boron pene-
tration is caused by the less stable binding of SiH bond than NH
bond. Namely, only SiH bond releases hydrogen under rapid
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Fig. 8. RTA temperature dependence of residual SiH or NH content in SiN
films.
thermal annealing (RTA) condition, which is the highest tem-
perature process of this study and the main cause of the SiN-in-
duced boron penetration. Fig. 8 shows residual SiH and NH
content after an RTA process evaluated by the FT-IR method.
HCD-SiN and TCS-SiN films were used for this experiment be-
cause of the largest content of SiH for HCD-SiN and NH for
TCS-SiN, as shown in Fig. 6. A broken line shows the value
of as-deposited SiN film. SiH bond monotonically released hy-
drogen with increase of RTA temperature. On the other hand,
NH bond showed no decrease up to 1050C. These results in-
dicate that SiH bonds more easily release hydrogen than NH
bonds, which is ascribed to the less stable binding of SiH bond,
3.1 eV than that of NH bond, 3.5 eV [14]. This thermally less-
stable characteristic of SiH bond is one reason for the strong
impact of SiH on the SiN-induced boron penetration. However,
further investigation should be needed to clarify the microscopic
view of this phenomenon, because desorption mechanism of hy-
drogen from SiH or NH bond, and its electronic state and chem-
ical species, have not been clear yet.
It isclear that theboronpenetration frompgate tosiliconsub-
strate is limited by the gate dielectrics, because of its small dif-
fusion coefficient with the order of 10 cm /s [12]. Therefore,
our experimental results of which the boron penetration is accel-
eratedby thedesorptionhydrogenwould indicate that thedesorp-
tion hydrogen from SiN films, diffused through gate electrode of
W/WN/poly-Si layers, affects on gate dielectrics, possibly in ac-
cordance with a proposed mechanism reported by Fair [15].
VI. CONTRIBUTION OF FILM STRESS TO THESiN-INDUCED
BORON PENETRATION
It has been speculated that the large film stress of SiN film
may affect the device performance [16]. However, it is clarified
that film stress of SiN film does not contribute to the SiN-in-
duced boron penetration.
Film stress of as-deposited SiN film shows no correlation
with of capacitor samples, as shown in Fig. 9. All SiN films
show large tensile film stress of the order of 10dyn/cm . Film
stress was deduced from the curvature of substrate by using the
scanning laser method [17].
No significant difference is observed between film stress of
DCS- and TCS-SiN films even under the annealing process at
high temperature of around 900C where the boron penetration
occurs. Fig. 10 shows the annealing temperature dependence of
film stress of both TCS- and DCS-SiN films, measured up to
900 C under nitrogen atmosphere. They showed similar char-
acteristics with small hysteresis. Film stress becomes slightly
smaller with increase of annealing temperature because of the
Fig. 9. Relationships betweenV and film stress of as-deposited SiN films.
Fig. 10. Temperature dependence of film stress of DCS- or TCS-SiN film.
Fig. 11. Gate-length dependence ofV of PMOSFETs with DCS- or
TCS-SiN film.
relaxation of thermal stress and it shows small hysteresis caused
by film shrinkage. These two results indicate that the film stress
does not contribute to the SiN-induced boron penetration.
VII. REALIZATION OF HIGH-PERFORMANCEPMOSFETS BY
THE APPLICATION OFTCS-SiN FILMS
Several advantages of TCS-SiN films have been realized in
the PMOSFETs, as indicated in Figs. 11, 13, and 14. DCS- or
TCS-SiN film was formed at 780C as a cap SiN on the poly-
metal gate electrodes of PMOSFETs, as shown in Fig. 1.
Suppression of the boron penetration has been confirmed
by the gate-length dependence of threshold voltage () of
PMOSFETs, as shown in Fig. 11. Gate-length was electrically
deduced by measuring the gate resistance. The sample with
TCS-SiN film shows deeper threshold voltages, indicating sup-
pression of the boron penetration. On the other hand, as shown
in Fig. 12, NMOSFETs shows the same gate-length dependence
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Fig. 12. Gate-length dependence ofV of NMOSFETs with DCS- or
TCS-SiN film.
Fig. 13. Gate-length dependence ofI of PMOSFETs with DCS- or
TCS-SiN film.
Fig. 14. Relationships betweenV and drain current of PMOSFETs with
DCS- or TCS-SiN film.
of Vth for both samples with DCS-SiN and TCS-SiN cap films.
As clear from the Figs. 11 and 12, TCS-SiN film improves the
characteristics of PMOSFETs without disadvantageous effect
on NMOSFETs. Smaller off current and larger drain current
have been obtained for the sample with TCS-SiN films, as
shown in Figs. 13 and 14. Fig. 13 shows gate-length depen-
dence of off current. Fig. 14 shows the relationships between
Vth and drain currents. Off current becomes about half and
drain current was improved about 20% by the application of
TCS-SiN film on PMOSFETs. These advantages of TCS-SiN
films are supposed to be caused by the suppression of the
SiN-induced boron penetration and also the gate depletion, but
more detailed investigation should be needed for clarification.
These results clearly indicate that TCS-SiN film is necessary
for realization of high-performance PMOSFETs.
VIII. C ONCLUSION
It is clarified for the first time that the SiN-inducedboronpene-
trationbecomesworsewithSiHcontent inSiNfilmsandanappli-
cation of SiH-free SiN films, formed by TCS and ammonia, has
been proved to effectively suppress the SiN-induced boron pene-
tration and realize the high-performance of PMOS devices.
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